Circuit design

Results: 1446



#Item
931Zakon o zaštiti topografija ENG

Zakon o zaštiti topografija ENG

Add to Reading List

Source URL: www.dziv.hr

Language: English - Date: 2011-07-29 05:06:07
932FPGA Design Solution for High-Reliability Applications `` Design Automation for High Reliability ``

FPGA Design Solution for High-Reliability Applications `` Design Automation for High Reliability ``

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-03-11 00:15:23
933Success Story  Synopsys and Teradici ASIC Prototyping Made Fast and Efficient with Synplify Premier  Other tools can’t handle the complex constructs of the ASICs we’re working

Success Story Synopsys and Teradici ASIC Prototyping Made Fast and Efficient with Synplify Premier Other tools can’t handle the complex constructs of the ASICs we’re working

Add to Reading List

Source URL: www.synopsys.com

Language: English
934PROCEEDINGS OF ICETECT[removed]Adiabatic Technique for Energy Efficient Logic Circuits Design Rakesh Kumar Yadav#1, Ashwani K. Rana#2, Shweta Chauhan#3, Deepesh Ranka#4, Kamalesh Yadav#5 #

PROCEEDINGS OF ICETECT[removed]Adiabatic Technique for Energy Efficient Logic Circuits Design Rakesh Kumar Yadav#1, Ashwani K. Rana#2, Shweta Chauhan#3, Deepesh Ranka#4, Kamalesh Yadav#5 #

Add to Reading List

Source URL: rebootingcomputing.ieee.org

Language: English - Date: 2014-04-28 10:11:01
935Success Story  Synopsys and Cray FPGA-Based Prototyping System Enables Robust Testing and Early Software Development for Network Interface ASIC Design

Success Story Synopsys and Cray FPGA-Based Prototyping System Enables Robust Testing and Early Software Development for Network Interface ASIC Design

Add to Reading List

Source URL: www.synopsys.com

Language: English
936Success Story  Synopsys and STMicroelectronics Rapid Delivery of Demodulator IP for Analog TV Standards using Synphony Model Compiler High-Level Synthesis Solution

Success Story Synopsys and STMicroelectronics Rapid Delivery of Demodulator IP for Analog TV Standards using Synphony Model Compiler High-Level Synthesis Solution

Add to Reading List

Source URL: www.synopsys.com

Language: English
937Success Story  Synopsys and STMicroelectronics High-Level Synthesis Flow Achieves Higher Reliability and Productivity for Multi-rate Digital IF TV ASIC

Success Story Synopsys and STMicroelectronics High-Level Synthesis Flow Achieves Higher Reliability and Productivity for Multi-rate Digital IF TV ASIC

Add to Reading List

Source URL: www.synopsys.com

Language: English
938Success Story  Synopsys and SeaMicro Synplify Pro Enables First Time Success Reducing Area by 15% for Next Generation Design, Lowering Risk and Bill of Materials Cost

Success Story Synopsys and SeaMicro Synplify Pro Enables First Time Success Reducing Area by 15% for Next Generation Design, Lowering Risk and Bill of Materials Cost

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-11-07 14:29:40
939The Best of Both Worlds: Productivity & Performance `` Best Quality of Results for Timing Performance  and Area/Cost Reduction

The Best of Both Worlds: Productivity & Performance `` Best Quality of Results for Timing Performance and Area/Cost Reduction

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-11-12 14:15:25
940Datasheet  Solutions for DO-254 Overview ``

Datasheet Solutions for DO-254 Overview ``

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-03-10 22:15:24